|
Thursday, June 15, 2006 Logic from ChaosNew chips use chaos to produce potentially faster, more robust computing. By Duncan Graham-Rowe
A reconfigurable chip developed by ChaoLogix in Gainesville, FL, makes it possible to morph a circuit from one type into another in an instant. Having the ability to effectively redesign chips an unlimited number of times after they've been manufactured could make chips faster and more robust. And, ultimately, it could bring down the cost of producing integrated circuits, by reducing the need to make expensive, custom-built chips. The novel chips work by exploiting inherent "chaotic" behavior within the integrated circuits, enabling a single, simple circuit to behave like any kind of logic gate. Such a chip could be transformed, for example, from a graphics card into a memory chip and back again -- in just two computer clock cycles. "We have blurred the line between software and hardware," says William Ditto, chief technology officer of ChaoLogix, which was spun out of research at the University of Florida. In many respects, the concept is similar to the development of software-defined radios [SDRs], says Ditto. These are devices that use a combination of custom-built integrated circuits and existing reconfigurable chips to provide a flexible mix of hardware and software, to make wireless devices that can adapt to operating at different radio frequencies and standards. But whereas SDRs can make only radio devices and consist of several chips designed to perform wireless functions, ChaoLogix's chips could, in theory, replace all of these chips in a single device. Existing reconfigurable chips, called field programmable gate arrays (FPGAs), contain programmable interconnects that can be rewired to perform different functions. But FPGAs are relatively slow to reconfigure, typically taking milliseconds for each rewiring, or about one million times slower than ChaoLogix's chips. Because of this limitation, FPGAs tend to be reconfigured only once to form a single permanent circuit, usually as relatively cheap alternatives to building dedicated chips. "Making a dedicated chip is very expensive," says Allan Cantle, CEO of Nallatech, in Glasgow, Scotland, which develops software for FPGAs. "You can easily spend tens of millions of dollars just making your first working chip." Rather than using programmable interconnects, ChaoLogix's approach is to use fixed circuits and instead exploit their inherent "noise" or chaos to make them produce different outputs without changing them. Normally, the circuits on a chip consist of arrangements of transistors designed to behave like a specific type of digital logic gate, such as a NAND and NOR gate. But if the inputs voltages to these circuits fall below certain thresholds, their behaviors become chaotic, producing undesirable outputs. ChaoLogix's trick is to put these chaotic states to use. They've designed a logic gate circuit that's capable of behaving like any kind of logic gate -- if the input voltages are just right. The common notion that chaotic systems are unstable and unpredictable is not accurate, says Ditto. Such systems can be extremely sensitive to changes, and it is possible to produce desired states reliably and reproducibly provided you ensure only minor changes are made to the inputs. "Just making small changes to the input, you can adapt [a circuit] to do totally different things," says Celso Grebogi, professor of nonlinear and chaotic systems at University of Aberdeen in Scotland. This creates a greater degree of flexibility, because it makes more states available in a given system, he says. Because of this, Grebogi sees engineers increasingly turning toward chaos to get more out of their hardware.
|
Audio »
Share »
Digg this
Add to del.icio.us
Add to Reddit
Add to Facebook
Slashdot It!
Stumble It!
Add to Newsvine
Add to Connotea
Add to CiteUlike
Add to Furl
Googlize this
Add to Rojo
Add to MyWeb
Favorite
Print
E-mail
TR10: Probabilistic Chips
02/19/2008
Massachusetts Institute of Technology
Comments
Guest (kitk) on 06/15/2006 at 12:00 AM
1
Guest (Bill Ditto) on 06/15/2006 at 12:00 AM
1
Guest (up9start@charter.net) on 06/16/2006 at 12:00 AM
1
David Warner
Guest (Sigma) on 06/17/2006 at 12:00 AM
1
Guest (Bruce Considine) on 06/17/2006 at 12:00 AM
1
A perceptive question without runaway hype!
We all know Lt. Cmdr. Data was actually Brent Spiner, but we still run away with the fairies (as the Brits say) ever seeing mirages of intelligence in the next clever technological development.
Robby the Robot of "Forbidden Planet" was smarter than a human on his fistful of mechanical relays. That must be some absolutely amazing code. At one time a rack of vacuum tubes was going to take over the planet. The newest technology is always assigned power that in hindsight it is completely incompetent to deliver.
Guest (Jason) on 08/05/2006 at 12:00 AM
1
You program FPGAs using a language called VHDL (some people use Verilog). VHDL is a hardware definition language where you abstract yourself away from the architecture of the chip you're targetting. so in the end you specify everything in terms of state machines and such.
So the short answer to your question would be, no..no I don't think this technology would be harder to program. No more harder than it is to program an FPGA.
However I'd think that dealing with these chaotic states and finicky gate behaviors would make timing closure a royal pain.
Guest (Sigma) on 06/18/2006 at 12:00 AM
1
Guest (Bill) on 06/19/2006 at 12:00 AM
1
Guest (Sigma) on 06/19/2006 at 12:00 AM
1
Guest (Siddharth) on 06/19/2006 at 12:00 AM
1
Guest (Sigma) on 06/20/2006 at 12:00 AM
1
Guest on 08/05/2006 at 12:00 AM
1
As in you could physically fry someone's router/PC/whatever by causing a bus contention.